

007220-2987E350




Fig. 1
(Prior Art)




Fig. 2
(Prior Art)

36
↓




Fig. 3
(Prior Ant)




Figure 4





Fig. 5

54)

V_{DD}



V_{SS}

Fig. 6

Figure 1 is a schematic diagram of a system architecture 100. The architecture consists of a grid of six processing units, labeled LAB A1, LAB A2, LAB A3, LAB B1, LAB B2, and LAB B3, arranged in two rows and three columns. Each unit is connected to a central vertical bus (106) and a horizontal bus (104). The buses are represented by thick, shaded lines. Each unit has multiple input/output ports (IOE) connected to the buses. The diagram also shows connections to external components (110) and a central control unit (102).

Fig. 7




Figure 8

120 




Figure 9




Figure 10